

		#S = immediate (#+1), S = register, #D = immediate (#+1), D = register.	-Encoding-	-Alias-	** #S and coeqn, PC += signed(S) if #S and hub, PC += signed(S*4) if S, PC = register S.	-Description-	Next inst Shuffled from Interrupt	Clock Cycles (8 cogs) *+ if crosses hub long -Cog Exec Mode -LUT Exec Mode -	Clock Cycles (8 cogs) *+ if crosses hub long -Hub Exec Mode -	Clock Cycles (16 cogs) *+ if crosses hub long -Cog Exec Mode -LUT Exec Mode -	Clock Cycles (16 cogs) *+ if crosses hub long -Hub Exec Mode -	* Data not forwarded.	-Register Write-	-Hub RW-	-Stack RW-
order	- Assembly Syntax -	Group -	-Encoding-	-Alias-	** #S and coeqn, PC += signed(S) if #S and hub, PC += signed(S*4) if S, PC = register S.	-Description-	Next inst Shuffled from Interrupt	Clock Cycles (8 cogs) *+ if crosses hub long -Cog Exec Mode -LUT Exec Mode -	Clock Cycles (8 cogs) *+ if crosses hub long -Hub Exec Mode -	Clock Cycles (16 cogs) *+ if crosses hub long -Cog Exec Mode -LUT Exec Mode -	Clock Cycles (16 cogs) *+ if crosses hub long -Hub Exec Mode -	* Data not forwarded.	-Register Write-	-Hub RW-	-Stack RW-
107	ALTSB D, (#)S	Register Indirection	XXXX 100011 001 00000000 00000000	alias	-	Alter subsequent SEBTYPE instruction. Next D field = D[10:2], N field = D[1:0].	✓	2	2	2	2		D		
108	ALTCB D, (#)S	Register Indirection	XXXX 100011 011 00000000 00000000		-	Alter subsequent GETBTYPE/OLBTYPE instruction. Next S field = D[10:2] + S) & 01FF, N field = D[1:0]. D += sign-extended S[17:9].	✓	2	2	2	2		D		
109	ALTCB D, (#)S	Register Indirection	XXXX 100011 011 00000000 00000000	alias	-	Alter subsequent GETBTYPE/OLBTYPE instruction. Next S field = D[10:2], N field = D[1:0].	✓	2	2	2	2		D		
110	ALTSW D, (#)S	Register Indirection	XXXX 100011 101 00000000 00000000		-	Alter subsequent SEWORD instruction. Next D field = D[9:1], N field = D[0]. D += sign-extended S[17:9].	✓	2	2	2	2		D		
111	ALTSW D, (#)S	Register Indirection	XXXX 100011 101 00000000 00000000	alias	-	Alter subsequent SEWORD instruction. Next D field = D[9:1], N field = D[0].	✓	2	2	2	2		D		
112	ALTSW D, (#)S	Register Indirection	XXXX 100011 111 00000000 00000000		-	Alter subsequent GEWORD/OLGWORD instruction. Next S field = (D[9:1] + S) & 01FF, N field = D[0]. D += sign-extended S[17:9].	✓	2	2	2	2		D		
113	ALTSW D, (#)S	Register Indirection	XXXX 100011 111 00000000 00000000	alias	-	Alter subsequent GEWORD/OLGWORD instruction. Next S field = D[9:1], N field = D[0].	✓	2	2	2	2		D		
114	ALTSW D, (#)S	Register Indirection	XXXX 100110 001 00000000 00000000		-	Alter result register address (normally D field) of next instruction to (D + S) & 01FF.	✓	2	2	2	2		D		
115	ALTSW D, (#)S	Register Indirection	XXXX 100110 001 00000000 00000000	alias	-	Alter result register address (normally D field) of next instruction to (D + S) & 01FF.	✓	2	2	2	2		D		
116	ALTD D, (#)S	Register Indirection	XXXX 100110 011 00000000 00000000		-	Alter D field of next instruction to (D + S) & 01FF.	✓	2	2	2	2		D		
117	ALTD D, (#)S	Register Indirection	XXXX 100110 011 00000000 00000000	alias	-	Alter D field of next instruction to (D + S) & 01FF.	✓	2	2	2	2		D		
118	ALTSW D, (#)S	Register Indirection	XXXX 100110 101 00000000 00000000		-	Alter S field of next instruction to (D + S) & 01FF.	✓	2	2	2	2		D		
119	ALTSW D, (#)S	Register Indirection	XXXX 100110 101 00000000 00000000	alias	-	Alter S field of next instruction to (D + S) & 01FF.	✓	2	2	2	2		D		
120	ALTSW D, (#)S	Register Indirection	XXXX 100110 111 00000000 00000000		-	Alter D field of next instruction to (D[15:5] + S) & 01FF.	✓	2	2	2	2		D		
121	ALTSW D, (#)S	Register Indirection	XXXX 100110 111 00000000 00000000	alias	-	Alter D field of next instruction to (D[15:5].	✓	2	2	2	2		D		
122	ALTI D, (#)S	Register Indirection	XXXX 100101 001 00000000 00000000		-	Substitute next instruction's I/R/S/D fields with fields from D, per S. Modify D per S.	✓	2	2	2	2		D		
123	ALTI D, (#)S	Register Indirection	XXXX 100101 001 00000000 00000000	alias	-	Execute D in place of next instruction. D stays same.	✓	2	2	2	2		D		
124	SETP D, (#)S	Math and Logic	XXXX 100101 011 00000000 00000000		-	Set R field of D to S[8:0]. D = (D[31:28], S[8:0], D[18:0]).	✓	2	2	2	2		D		
125	SETP D, (#)S	Math and Logic	XXXX 100101 101 00000000 00000000		-	Set D field of D to S[8:0]. D = (D[31:18], S[8:0], D[8:0]).	✓	2	2	2	2		D		
126	SETP D, (#)S	Math and Logic	XXXX 100101 111 00000000 00000000		-	Set S field of D to S[8:0]. D = (D[31:9], S[8:0]).	✓	2	2	2	2		D		
127	DECOU D, (#)S	Math and Logic	XXXX 100110 000 00000000 00000000		-	Decode S[4:0] into D. D = 1 << S[4:0].	✓	2	2	2	2		D		
128	DECOU D, (#)S	Math and Logic	XXXX 100110 000 00000000 00000000	alias	-	Decode D[4:0] into D. D = 1 << D[4:0].	✓	2	2	2	2		D		
129	BNMSK D, (#)S	Math and Logic	XXXX 100110 011 00000000 00000000		-	Get LSB-justified bit mask of size (S[4:0] + 1) into D. D = (00_0000_0000 << S[4:0]) - 1.	✓	2	2	2	2		D		
130	BNMSK D, (#)S	Math and Logic	XXXX 100110 010 00000000 00000000	alias	-	Get LSB-justified bit mask of size (D[4:0] + 1) into D. D = (00_0000_0000 << D[4:0]) - 1.	✓	2	2	2	2		D		
131	CRCHIT D, (#)S	Math and Logic	XXXX 100110 100 00000000 00000000		-	Iterate CRC value in D using C and polynomial in S. If (C XOR 001) then D = D >> 1) XOR S, else D = (D >> 1).	✓	2	2	2	2		D		
132	CRCHIT D, (#)S	Math and Logic	XXXX 100110 111 00000000 00000000		-	Iterate CRC value in D using Q[31:28] and polynomial in S. Like CRCHIT but 4. Q = Q << 4. For long, use SEHQ*NEP #1, #4, CRCHIB.	✓	2	2	2	2		D		
133	CRCHIBIT D, (#)S	Math and Logic	XXXX 100111 001 00000000 00000000		-	For each non-zero bit pair in S, copy that bit pair into the corresponding D bits, also leave that D bit pair the same.	✓	2	2	2	2		D		
134	CRCHIBIT D, (#)S	Math and Logic	XXXX 100111 011 00000000 00000000		-	For each non-zero nibble in S, copy that nibble into the corresponding D nibble, also leave that D nibble the same.	✓	2	2	2	2		D		
135	SEHQ D, (#)S	Math and Logic	XXXX 100111 101 00000000 00000000		-	Use after SEHQ. For each '1' in S, copy the corresponding bit in S into D. D = (D & 1) (S & Q).	✓	2	2	2	2		D		
136	MOVBYTES D, (#)S	Math and Logic	XXXX 100111 111 00000000 00000000		-	Move bytes within D, per S. D = (D.BYTE[S[15:0]], D.BYTE[S[4:0]], D.BYTE[S[31:21]], D.BYTE[S[11:0]]).	✓	2	2	2	2		D		
137	MUL D, (#)S	(WC) Math and Logic	XXXX 101000 001 00000000 00000000		-	D = unsigned (D[15:0] * S[15:0]). Z = (S == 0) (D == 0).	✓	2	2	2	2		D		
138	MULS D, (#)S	(WC) Math and Logic	XXXX 101000 101 00000000 00000000		-	D = signed (D[15:0] * S[15:0]). Z = (S == 0) (D == 0).	✓	2	2	2	2		D		
139	SCA D, (#)S	(WC) Math and Logic	XXXX 101001 001 00000000 00000000		-	Next instruction's S value = unsigned (D[15:0] * S[15:0]) >> 16.*	✓	2	2	2	2		D		
140	SCAS D, (#)S	(WC) Math and Logic	XXXX 101001 101 00000000 00000000		-	Next instruction's S value = signed (D[15:0] * S[15:0]) >> 16. In this scheme, 94000 = 1.0 and 9C000 = -1.0.*	✓	2	2	2	2		D		
141	ADDPXZ D, (#)S	Pixel Mixer	XXXX 101010 001 00000000 00000000		-	Add bytes of S into bytes of D, with 8FF saturation.	✓	7	7	7	7		D		
142	MULPIX D, (#)S	Pixel Mixer	XXXX 101010 011 00000000 00000000		-	Multiply bytes of S into bytes of D, where 8FF = 1.0 and 000 = 0.0.	✓	7	7	7	7		D		
143	BNPIXZ D, (#)S	Pixel Mixer	XXXX 101010 101 00000000 00000000		-	Alpha-blend bytes of S into bytes of D, using SEBTYPE values.	✓	7	7	7	7		D		
144	BNPIXZ D, (#)S	Pixel Mixer	XXXX 101010 111 00000000 00000000		-	Use bytes of S into bytes of D, using SEBTYPE and SEBTYPE values.	✓	7	7	7	7		D		
145	ADDCVT D, (#)S	Events - Configuration	XXXX 101001 001 00000000 00000000		-	Set CT1 event to trigger on CT = D + S. Adds S into D.	✓	2	2	2	2		D		
146	ADDCVT D, (#)S	Events - Configuration	XXXX 101001 011 00000000 00000000		-	Set CT2 event to trigger on CT = D + S. Adds S into D.	✓	2	2	2	2		D		
147	ADDCVT D, (#)S	Events - Configuration	XXXX 101001 101 00000000 00000000		-	Set CT3 event to trigger on CT = D + S. Adds S into D.	✓	2	2	2	2		D		
148	WDRUN D, (#)S	Hub RAM - Write	XXXX 101010 111 00000000 00000000		-	Write only non-00 bytes of D[11:0] to hub address (R/S)/PPE. Prior SEHQ/SEHQ invokes cog/LUT block transfer.	✓	3. 10*	3. 20*	3. 10*	3. 20*		D	Write	
149	RDPM D, (#)S	Hub RAM - Read	XXXX 101010 001 00000000 00000000		-	Read smart pin S[5:0] result "R" into D, don't acknowledge pin ("Q" in RQPM means "quiet"). C = modal result.	✓	2	2	2	2		D		
150	RDPM D, (#)S	Hub RAM - Read	XXXX 101010 011 00000000 00000000		-	Read smart pin S[5:0] result "R" into D, acknowledge pin. C = modal result.	✓	2	2	2	2		D		
151	RDPM D, (#)S	Hub RAM - Read	XXXX 101010 101 00000000 00000000		-	Read data from LUT address (R/S)/PPE into D. C = MSB of data.*	✓	3	3	3	3		D		
152	RDPM D, (#)S	Hub RAM - Read	XXXX 101010 111 00000000 00000000		-	Read zero-extended byte from hub address (R/S)/PPE into D. C = MSB of byte.*	✓	9. 16*	9. 24*	9. 16*	9. 24*		D	Read	
153	RDPM D, (#)S	Hub RAM - Read	XXXX 101010 001 00000000 00000000		-	Read zero-extended word from hub address (R/S)/PPE into D. C = MSB of word.*	✓	9. 16*	9. 24*	9. 16*	9. 24*		D	Read	
154	RDPM D, (#)S	Hub RAM - Read	XXXX 101100 001 00000000 00000000		-	Read long from hub address (R/S)/PPE into D. C = MSB of long.* Prior SEHQ/SEHQ invokes cog/LUT block transfer.	✓	9. 16*	9. 24*	9. 16*	9. 24*		D	Read	
155	RDPM D, (#)S	Hub RAM - Read	XXXX 101100 001 00000000 00000000	alias	-	Read long from hub address -PPRA into D. C = MSB of long.*	✓	9. 16*	9. 24*	9. 16*	9. 24*		D	Read	
156	RDPM D, (#)S	Hub RAM - Read	XXXX 101100 001 00000000 00000000	alias	-	Read long from hub address -PPRA into D. C = MSB of long.*	✓	9. 16*	9. 24*	9. 16*	9. 24*		D	Read	
157	CALLD D, (#)S	Branch-S - Call	XXXX 101101 001 00000000 00000000		-	Call to S** by pushing (C, S, 10*0, PC[19:0]) onto stack, copy D to RA.	✓	4	13. 20	4	13. 20		D		
158	RESD3	Branch-S - Resume	XXXX 101101 110 11111000 11111001	alias	-	Resume from INT3. (CALLD SIFP, SIFP WCE)	✓	4	13. 20	4	13. 20		D		
159	RESD2	Branch-S - Resume	XXXX 101101 110 11111001 11111001	alias	-	Resume from INT2. (CALLD SIFP, SIFP WCE)	✓	4	13. 20	4	13. 20		D		
160	RESD1	Branch-S - Resume	XXXX 101101 110 11111010 11111001	alias	-	Resume from INT1. (CALLD SIFP, SIFP WCE)	✓	4	13. 20	4	13. 20		D		
161	RESD0	Branch-S - Resume	XXXX 101101 110 11111110 11111111	alias	-	Resume from INT0. (CALLD SIFP, SIFP WCE)	✓	4	13. 20	4	13. 20		D		
162	RETX3	Branch-S - Return	XXXX 101101 110 11111111 11111001	alias	-	Return from INT3. (CALLD SIFP, SIFP WCE)	✓	4	13. 20	4	13. 20		D		
163	RETX2	Branch-S - Return	XXXX 101101 110 11111111 11111001	alias	-	Return from INT2. (CALLD SIFP, SIFP WCE)	✓	4	13. 20	4	13. 20		D		
164	RETX1	Branch-S - Return	XXXX 101101 110 11111111 11111001	alias	-	Return from INT1. (CALLD SIFP, SIFP WCE)	✓	4	13. 20	4	13. 20		D		
165	RETX0	Branch-S - Return	XXXX 101101 110 11111111 11111111	alias	-	Return from INT0. (CALLD SIFP, SIFP WCE)	✓	4	13. 20	4	13. 20		D		
166	CALLPA (#)D, (#)S	Branch-S - Call	XXXX 101101 010 00000000 00000000		-	Call to S** by pushing (C, S, 10*0, PC[19:0]) onto stack, copy D to RA.	✓	4	13. 20	4	13. 20		D	Push	
167	CALLPA (#)D, (#)S	Branch-S - Call	XXXX 101101 011 00000000 00000000		-	Call to S** by pushing (C, S, 10*0, PC[19:0]) onto stack, copy D to RA.	✓	4	13. 20	4	13. 20		D	Push	
168	DJE D, (#)S	Branch-S - Mod & Test	XXXX 101101 001 00000000 00000000		-	Decrement D and jump to S** if result is zero.	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
169	DJE D, (#)S	Branch-S - Mod & Test	XXXX 101101 011 00000000 00000000		-	Decrement D and jump to S** if result is not zero.	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
170	DJE D, (#)S	Branch-S - Mod & Test	XXXX 101101 101 00000000 00000000		-	Decrement D and jump to S** if result is SFFVF FFFF.	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
171	DJE D, (#)S	Branch-S - Mod & Test	XXXX 101101 111 00000000 00000000		-	Decrement D and jump to S** if result is not SFFVF FFFF.	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
172	IJE D, (#)S	Branch-S - Mod & Test	XXXX 101100 001 00000000 00000000		-	Increment D and jump to S** if result is zero.	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
173	IJE D, (#)S	Branch-S - Mod & Test	XXXX 101100 011 00000000 00000000		-	Increment D and jump to S** if result is not zero.	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
174	IJE D, (#)S	Branch-S - Test	XXXX 101100 101 00000000 00000000		-	Test D and jump to S** if D is zero.	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
175	IJE D, (#)S	Branch-S - Test	XXXX 101100 111 00000000 00000000		-	Test D and jump to S** if D is not zero.	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
176	IJE D, (#)S	Branch-S - Test	XXXX 101101 001 00000000 00000000		-	Test D and jump to S** if D is full (D = SFFVF FFFF).	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
177	IJE D, (#)S	Branch-S - Test	XXXX 101101 011 00000000 00000000		-	Test D and jump to S** if D is not full (D != SFFVF FFFF).	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
178	IJE D, (#)S	Branch-S - Test	XXXX 101101 101 00000000 00000000		-	Test D and jump to S** if D is signed (D[31] = 1).	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		
179	IJE D, (#)S	Branch-S - Test	XXXX 101101 111 00000000 00000000		-	Test D and jump to S** if D is not signed (D[31] = 0).	✓	2 or 4	2 or 13. 20	2 or 4	2 or 13. 20		D		

			#S = immediate (#+1), S = register. #D = immediate (<+1), D = register.	#S and coeqn, PC += signed(S) #S and hubs, PC += signed(S*4) #S, PC = register S.		Next inst Shuffled from Interrupt	Clock Cycles (8 cogs) * If crosses hub long - Cog Exec Mode - - LUT Exec Mode -	Clock Cycles (8 cogs) * If crosses hub long - Hub Exec Mode -	Clock Cycles (16 cogs) * If crosses hub long - Cog Exec Mode - - LUT Exec Mode -	Clock Cycles (16 cogs) * If crosses hub long - Hub Exec Mode -	* Data not forwarded.	- Register Write -	- Hub RW -	- Stack RW -
order	- Assembly Syntax -	- Group -	- Encoding -	- Alias -	- Description -									
319	RET	(WC/WC/WC)	Branch Return	XXXX 1101011 C01 0000000000 00010101	Return by popping stack (R).	C = R[31], Z = R[30], PC = R[19:0].								
320	CALLA D	(WC/WC/WC)	Branch A-Call	XXXX 1101011 C00 0000000000 00010110	Call to D by writing (C, Z, 10'h0, PC[19:0]) to hub long at PTR+.	C = R[31], Z = D[30], PC = D[19:0].	5..12 *	14..32 *	5.20 *	14..64 *			Write	
321	RETA	(WC/WC)	Branch Return	XXXX 1101011 C01 0000000000 00010110	Return by reading hub long (L) at --PTRA.	C = L[31], Z = L[30], PC = L[19:0].	5..12 *	20..40 *	11..28 *	20..70 *			Read	
322	CALLD D	(WC/WC/WC)	Branch D-Call	XXXX 1101011 C00 0000000000 00010111	Call to D by writing (C, Z, 10'h0, PC[19:0]) to hub long at PTR+.	C = D[31], Z = D[30], PC = D[19:0].	5..12 *	14..32 *	5.20 *	14..64 *			Write	
323	RETD	(WC/WC/WC)	Branch Return	XXXX 1101011 C01 0000000000 00010111	Return by reading hub long (L) at --PTRA.	C = L[31], Z = L[30], PC = L[19:0].	5..12 *	20..40 *	11..28 *	20..70 *			Read	
324	JMPEL (#D)		Branch D- Jump	XXXX 1101011 001 0000000000 00010000	Jump ahead/back by D instructions. For cogs, PC += D[19:0]. For hubs, PC += D[17:0]<<2.	C = 1, Z = 0, PC = D[19:0].	4	13..20	4	13..28				
325	SEIF (#D)		Branch D- Skip	XXXX 1101011 001 0000000000 00010001	Skip instructions per D. Subsequent instructions 0..31 get cancelled for each '1' bit in D[0:1].D[31].		2		2					
326	SEIFV (#D)		Branch D- Jump/Skip	XXXX 1101011 001 0000000000 00010010	Skip cog/LUT instructions fast per D. Like SEIF, but instead of cancelling instructions, the LUTs leave them.		2	ILLEGAL	2	ILLEGAL				
327	SEIFV (#D)		Branch D- Call/Skip	XXXX 1101011 001 0000000000 00010011	Jump to D[19:0] in cog/LUT and set SEIFV pattern to D[31:0]. PC = 10'h0, D[19:0].		4		4					
328	GETFV D		Hub FIFO	XXXX 1101011 000 0000000000 00010100	Get current FIFO hub pointer into D.		2	FIFO IN USE	2	FIFO IN USE			D	
329	GETFVX D	WC/WC/WC		XXXX 1101011 C00 0000000000 00010101	Get breakpoint/cog status into D according to WC/WC/WC. See documentation for details.		2		2				D	
330	COORR (#D)		Interrupts	XXXX 1101011 001 0000000000 00010101	If in debug IIR, trigger asynchronous breakpoint in cog D[30]. Cog D[30] must have asynchronous breakpoint enabled.		2		2					
331	IME (#D)		Interrupts	XXXX 1101011 001 0000000000 00010110	If in debug IIR, set next break condition to D. Else, set break code to D[7:0] and unconditionally trigger IRB interrupt, if enabled.		2		2					
332	SETFV (#D)		Lookup Table	XXXX 1101011 001 0000000000 00010111	If D[0] = 1 then enable LUT sharing, where LUT writes within the adjacent odd/even companion cog are copied to this cog's LUT.		2		2					
333	SETCV (#D)		Color Space Converter	XXXX 1101011 001 0000000000 00011000	Set the colorspace converter "C" parameter to D[31:0].		2		2					
334	SETCV (#D)		Color Space Converter	XXXX 1101011 001 0000000000 00011001	Set the colorspace converter "C" parameter to D[31:0].		2		2					
335	SETCVQ (#D)		Color Space Converter	XXXX 1101011 001 0000000000 00011010	Set the colorspace converter "C" parameter to D[31:0].		2		2					
336	SETCND (#D)		Color Space Converter	XXXX 1101011 001 0000000000 00011011	Set the colorspace converter "CND" parameter to D[8:0].		2		2					
337	SEFFV (#D)		Pixel Mixer	XXXX 1101011 001 0000000000 00011100	Set the colorspace converter "C" parameter to D[31:0].		2		2					
338	SEFFV (#D)		Pixel Mixer	XXXX 1101011 001 0000000000 00011101	Set the colorspace converter "C" parameter to D[31:0].		2		2					
339	SEFFV (#D)		Pixel Mixer	XXXX 1101011 001 0000000000 00011110	Set the colorspace converter "C" parameter to D[31:0].		2		2					
340	COGATE (#D)		Events - Attention	XXXX 1101011 001 0000000000 00011111	Set MIX/DF mode to D[5:0].		2		2					
341	TESTP (#D)	WC/WC	Pins	XXXX 1101011 C01 0000000000 00100000	Strobe "attention" of all cogs whose corresponding bits are high in D[15:0].		2		2					
342	TESTP (#D)	WC/WC	Pins	XXXX 1101011 C01 0000000000 00100001	Test IN bit of pin D[5:0], write to C/Z. C/Z = IN[D[5:0]].		2		2					
343	TESTP (#D)	AMC/AMC	Pins	XXXX 1101011 C01 0000000000 00100010	Test IN bit of pin D[5:0], AND into C/Z. C/Z = C/Z AND IN[D[5:0]].		2		2					
344	TESTP (#D)	AMC/AMC	Pins	XXXX 1101011 C01 0000000000 00100011	Test IN bit of pin D[5:0], AND into C/Z. C/Z = C/Z AND IN[D[5:0]].		2		2					
345	TESTP (#D)	ORC/ORC	Pins	XXXX 1101011 C01 0000000000 00100100	Test IN bit of pin D[5:0], OR into C/Z. C/Z = C/Z OR IN[D[5:0]].		2		2					
346	TESTP (#D)	ORC/ORC	Pins	XXXX 1101011 C01 0000000000 00100101	Test IN bit of pin D[5:0], OR into C/Z. C/Z = C/Z OR IN[D[5:0]].		2		2					
347	TESTP (#D)	XORC/XORC	Pins	XXXX 1101011 C01 0000000000 00100110	Test IN bit of pin D[5:0], XOR into C/Z. C/Z = C/Z XOR IN[D[5:0]].		2		2					
348	TESTP (#D)	XORC/XORC	Pins	XXXX 1101011 C01 0000000000 00100111	Test IN bit of pin D[5:0], XOR into C/Z. C/Z = C/Z XOR IN[D[5:0]].		2		2					
349	DIRL (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00100000	DIR bits of pins D[16:6]&[5:0]..D[5:0] = 0.	Wraps within DIRA/DIRB. Prior SETQ overrides D[16:6]. C,Z = DIR[D[5:0]].	2		2				DIRL	
350	DIRB (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00100001	DIR bits of pins D[16:6]&[5:0]..D[5:0] = 1.	Wraps within DIRA/DIRB. Prior SETQ overrides D[16:6]. C,Z = DIR[D[5:0]].	2		2				DIRB	
351	DIRC (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00100010	DIR bits of pins D[16:6]&[5:0]..D[5:0] = C.	Wraps within DIRA/DIRB. Prior SETQ overrides D[16:6]. C,Z = DIR[D[5:0]].	2		2				DIRC	
352	DIRX (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00100011	DIR bits of pins D[16:6]&[5:0]..D[5:0] = C.	Wraps within DIRA/DIRB. Prior SETQ overrides D[16:6]. C,Z = DIR[D[5:0]].	2		2				DIRX	
353	DIRL (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00100100	DIR bits of pins D[16:6]&[5:0]..D[5:0] = Z.	Wraps within DIRA/DIRB. Prior SETQ overrides D[16:6]. C,Z = DIR[D[5:0]].	2		2				DIRL	
354	DIRB (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00100101	DIR bits of pins D[16:6]&[5:0]..D[5:0] = Z.	Wraps within DIRA/DIRB. Prior SETQ overrides D[16:6]. C,Z = DIR[D[5:0]].	2		2				DIRB	
355	DIRX (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00100110	DIR bits of pins D[16:6]&[5:0]..D[5:0] = Z.	Wraps within DIRA/DIRB. Prior SETQ overrides D[16:6]. C,Z = DIR[D[5:0]].	2		2				DIRX	
356	DIRX (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00100111	DIR bits of pins D[16:6]&[5:0]..D[5:0] = Z.	Wraps within DIRA/DIRB. Prior SETQ overrides D[16:6]. C,Z = DIR[D[5:0]].	2		2				DIRX	
357	OUTL (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101000	Toggle DIR bits of pins D[16:6]&[5:0]..D[5:0].	Wraps within DIRA/DIRB. Prior SETQ overrides D[16:6]. C,Z = DIR[D[5:0]].	2		2				DIRL	
358	OUTB (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101001	Toggle DIR bits of pins D[16:6]&[5:0]..D[5:0].	Wraps within DIRA/DIRB. Prior SETQ overrides D[16:6]. C,Z = DIR[D[5:0]].	2		2				DIRB	
359	OUTC (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101010	OUT bits of pins D[16:6]&[5:0]..D[5:0] = 0.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				OUTC	
360	OUTX (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101011	OUT bits of pins D[16:6]&[5:0]..D[5:0] = 1.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				OUTX	
361	OUTL (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101100	OUT bits of pins D[16:6]&[5:0]..D[5:0] = C.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				OUTL	
362	OUTB (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101101	OUT bits of pins D[16:6]&[5:0]..D[5:0] = C.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				OUTB	
363	OUTX (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101110	OUT bits of pins D[16:6]&[5:0]..D[5:0] = Z.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				OUTX	
364	OUTX (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101111	OUT bits of pins D[16:6]&[5:0]..D[5:0] = Z.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				OUTX	
365	FLTL (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101000	Toggle OUT bits of pins D[16:6]&[5:0]..D[5:0]. DIR bit = 0.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRL + OUTL	
366	FLTB (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101001	Toggle OUT bits of pins D[16:6]&[5:0]..D[5:0]. DIR bit = 0.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRB + OUTB	
367	FLTC (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101010	Toggle OUT bits of pins D[16:6]&[5:0]..D[5:0]. DIR bit = 0.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRC + OUTC	
368	FLTX (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101011	Toggle OUT bits of pins D[16:6]&[5:0]..D[5:0]. DIR bit = 0.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRX + OUTX	
369	FLTL (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101100	Toggle OUT bits of pins D[16:6]&[5:0]..D[5:0]. DIR bit = 0.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRL + OUTL	
370	FLTB (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101101	Toggle OUT bits of pins D[16:6]&[5:0]..D[5:0]. DIR bit = 0.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRB + OUTB	
371	FLTC (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101110	Toggle OUT bits of pins D[16:6]&[5:0]..D[5:0]. DIR bit = 0.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRC + OUTC	
372	FLTX (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101111	Toggle OUT bits of pins D[16:6]&[5:0]..D[5:0]. DIR bit = 0.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRX + OUTX	
373	DRVL (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101000	OUT bits of pins D[16:6]&[5:0]..D[5:0] = 0.	DIR bit = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRL + OUTL	
374	DRVB (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101001	OUT bits of pins D[16:6]&[5:0]..D[5:0] = 1.	DIR bit = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRB + OUTB	
375	DRVC (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101010	OUT bits of pins D[16:6]&[5:0]..D[5:0] = C.	DIR bit = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRC + OUTC	
376	DRVX (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101011	OUT bits of pins D[16:6]&[5:0]..D[5:0] = C.	DIR bit = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRX + OUTX	
377	DRVL (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101100	OUT bits of pins D[16:6]&[5:0]..D[5:0] = Z.	DIR bit = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRL + OUTL	
378	DRVB (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101101	OUT bits of pins D[16:6]&[5:0]..D[5:0] = Z.	DIR bit = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRB + OUTB	
379	DRVC (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101110	OUT bits of pins D[16:6]&[5:0]..D[5:0] = Z.	DIR bit = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRC + OUTC	
380	DRVX (#D)	(WC)	Pins	XXXX 1101011 C01 0000000000 00101111	OUT bits of pins D[16:6]&[5:0]..D[5:0] = Z.	DIR bit = 1. Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].	2		2				DIRX + OUTX	
381	SEFLV D		Math and Logic	XXXX 1101011 C01 0000000000 00100000	Toggle OUT bits of pins D[16:6]&[5:0]..D[5:0]. DIR bit = 1.	Wraps within OUTA/OUTB. Prior SETQ overrides D[16:6]. C,Z = OUT[D[5:0]].								

